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Abstract—In this paper, a comparison has been drawn be-
tween 5 transistor (5T), 6T and 7T SRAM cells. All the cells
have been designed using both single-threshold (conventional)
and dual-threshold (dual-Vt) voltage techniques. Their re-
spective delays and power consumption have been calculated
at 180 nm and 65 nm CMOS technology. With technology
scaling, power consumption decreases by 80% to 90%, with
some increase in write time because of the utilization of high-
Vt transistors in write critical path. The results show that the
read delay of 7T SRAM cell is 9% lesser than 5T SRAM cell
and 29% lesser than 6T SRAM cell due to the lower resis-
tance of the read access delay path. While read power of 5T
SRAM cell is reduced by 10% and 24% as compared to 7T
SRAM, 6T SRAM cell respectively. The write speed, however,
is degraded by 1% to 3% with the 7T and 5T SRAM cells as
compared to the 6T SRAM cells due to the utilization of sin-
gle ended architecture. While write power of 5T SRAM cell
is reduced by up to 40% and 67% as compared to 7T SRAM,
6T SRAM cell respectively.
Keywords—5T SRAM, 65 nm CMOS technology, 6T SRAM,
7T SRAM, low power SRAM, power reduction technique.
1. Introduction
Static Random Access Memories (SRAM) are widely used
in computer systems and many portable devices. As tech-
nology is scaling down, in result the threshold voltage is
also scaling down along with the operating voltage. A huge
amount of sub-threshold leakage current occurs due to low
threshold voltage. SRAM based cache memories are best
suited for system on chip applications due to its high speed
and low power consumption. Due to device scaling there
are several design challenges for micrometer SRAM de-
sign. Now we are working with very low threshold volt-
age and ultra-thin gate oxide due to which leakage energy
consumption is getting increased. Besides this data sta-
bility during read and write operation is also getting af-
fected in conventional 6T SRAM cell. In order to ob-
tain higher noise margin along with better performance
new SRAM cells like 5T and 7T SRAM cells have been
introduced. In this paper a comparative analysis of 6T,
5T [1]–[5] and 7T [6]–[11] SRAM cell has been carried
out. The major difference between the 5T and 7T SRAM
cell is that in case of 5T SRAM cell a single bit line is
used for read /write operation that saves area, bit line leak-
age and provides a read/write performance comparable to
the 6T SRAM cell while in case of 7T SRAM cell, the
storage nodes are isolated from the bit lines during a read
operation, thereby enhancing the data stability as compared
to the 6T SRAM cell. Table of the comparison of average
power dissipation and delay time during write and read op-
eration with the different combination of threshold voltage
of NMOS and PMOS at 180 nm is summarized in Table 4.
The paper is organized as follows. The 5T and 7T SRAM
cell is presented in Section 2. Simulation results are shown
in Section 3. Section 4 gives the conclusion.
2. SRAM Cells
A typical six transistor (6T) SRAM cell in a 65 nm tech-
nology is shown in Fig. 1. The robustness of an SRAM
cell is characterized by the hold stability during read op-
eration. In a 6T SRAM cell, the data storage nodes are
directly accessed through the pass transistors connected to
the bit lines. The storage nodes are disturbed due to the
voltage division between the cross-coupled inverters and
the access transistors during a read operation. The data
is most vulnerable to external noise during a read opera-
tion due to this intrinsic disturbance produced by the direct
data-read-access mechanism of a standard 6T SRAM cir-
cuit(destructive read) [12].
Fig. 1. Single-Vt 6T SRAM cell in a 65 nm CMOS technology:
WL – word line, BL – bit line.
There are strict constraints on the sizing of transistors to
be able to maintain the data stability and functionality of
a standard 6T SRAM cell as shown in Table 1. The design
of a 6T SRAM cell is typically characterized by the ratio
(β ) of the size of the pull-down transistors to the access
transistors [12]–[14]. In order to maintain the read stabil-
ity, N1 and N2 (Fig. 1) must be stronger as compared to
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the access transistors N3 and N4. Alternatively, for write
ability, N3 and N4 must be stronger as compared to P1
and P2. These requirements are satisfied with careful tran-
sistor sizing, as illustrated in Fig. 1.
Table 1
Width of transistor used for simulating 6T SRAM
Transistors Width [nm]
N1, N2 130
N3, N4 100
P1, P2 65
In addition to the data stability issues, the increasing leak-
age energy consumption of the embedded memory circuits
is also a growing concern. In modern high performance
microprocessors, more than 40% of the total active mode
energy is consumed due to leakage currents [15]–[19]. So,
dual threshold voltage transistors are used for this purpose.
In dual-Vt 6T SRAM cell (Fig. 2) transistors N1, N2, P1,
P2 are designed as high threshold voltage (Vtn-high for
NMOS, Vtp-high for PMOS) transistors because they are
more appropriate to store data in memory design and ac-
cess transistors N3, N4 are designed as low threshold volt-
age (Vtn) transistors because they can possess larger drain
current. In result it reduces the access time and maintains
data retention at the same time [20]–[27].
Fig. 2. Dual-Vt 6T SRAM cell in a 65 nm CMOS technology:
WL – word line, BL – bit line.
2.1. The 5T SRAM Cell
The 5T cell has only one access transistor N3 and a single
bit line BL. Writing of 1 or 0 into the 5T cell is performed
by driving the bit line to Vdd (1.8 V) or Vss (0 V) respec-
tively, while the word line is asserted at Vdd . The write
ability of the cell is ensured by a different cell sizing strat-
egy. A sizing example in a standard 65nm CMOS is shown
in Fig. 3 [1]. The trip point of the inverter N2-P2 has been
decreased, while the trip-point of the inverter N1-P1 has
been increased. Further, the pass-transistor N3 is sized to
support both write and read operation.
Fig. 3. Single-Vt 5T SRAM memory cell in a standard 65nm
CMOS technology.
Since the 5T SRAM cell is writable at VBL = VWL = Vdd ,
a non-destructive read operation requires a bit line pre-
charge voltage, VPC (∼ 600−650 mV), where VSS < VPC <
Vdd . This is in contrast to the conventional 6T SRAM bit
lines, which are precharged at Vdd before a read operation.
Fig. 4. Dual-Vt 5T SRAM memory cell in a standard 65 nm
CMOS technology. Thick line in the channel area indicates
a high-Vt transistor.
We have designed a dual-Vt 5T SRAM in this paper
(Fig. 4) by high-Vt transistors P1, P2, N1, N2 and low-Vt
transistor N3. And the sizes of transistors are shown in
Table 2. This configuration saves leakage power dissipa-
tion in comparison to dual-Vt 6T SRAM cell.
Table 2
Width of transistor used for simulating 5T SRAM
Transistors Width [nm]
N3 130
P1, N2 100
N1, P2 65
125
Pragya Kushwaha and Amit Chaudhry
2.2. The 7T SRAM Cell
The schematic of the 7T dual-Vt SRAM cell [6] with
transistor sized for 65 nm CMOS technology is shown
in Fig. 5 and transistor’s width is shown in Table 3.
Prior to a read operation, the RBL is precharged to Vdd .
To start the read operation, the read signal R transitions
to Vdd while the write signal W is maintained at Vss.
If a 1 is stored at node1, RBL is discharged through the
transistor stack formed by N4 and N5. Alternatively, if a 0
is stored at node1 RBL is maintained at Vdd . The storage
nodes (node1, node2) are completely isolated from the bit
lines during a read operation. The data stability is thereby
significantly enhanced as compared to the conventional 6T
SRAM cells. Prior to a write operation the WBL is charged
(discharged) to Vdd (Vss) to get ready to force a 1 (0) onto
node1. To start the write operation, the write signal W
transitions to Vdd while the read signal R is maintained
at Vss. Write 0 onto node1, the pass transistor N3 must be
stronger as compared to the pull-up transistor P1.
Fig. 5. The schematic of 7T dual-Vt SRAM circuit in a 65 nm
CMOS technology. WBL – write bit line, RBL – read bit line,W –
write control signal, R – read control signal. For data stability
β = 0.25. Thick line in the channel area indicates a high-Vt
transistor.
Table 3
Width of transistor used for simulating 7T SRAM
Transistors Width [nm]
N3, N4, N5 130
P1, N2 100
N1, P2 65
Alternatively, to write 1 onto node1, the pass transistor N3
must be stronger as compared to N1.
Furthermore, since N3 transfers a degraded 1 (due to the
Vt drop across the N-channel access transistor), the inverter
formed by N2 and P2 is required to have a low switching
threshold voltage that assists the transfer of a full 1 onto
node1. Hence, these design requirements are achieved by
employing dual-Vt transistors with in the cross-coupled in-
verters as shown in Fig. 5. As these cross-coupled inverters
are not on the read-delay-path. The transistor sizing of the
dual-Vt cross-coupled inverters therefore does not affect the
read speed and at the same time reduces the leakage power
of the cell. In this way at a time only one bit line is acti-
vated in this SRAM cell that saves bit line leakage.
3. Simulation Results
In this section comparison between conventional 5T, 7T
SRAM cell has been carried out on the basis read delay,
write delay, average write power and read power (Table 4).
Table 4
Comparison of average power dissipation and delay time
during write and read operation with the different
combination of threshold voltage of NMOS and PMOS
at 180 nm
Av. write Write Av. read Read
Cell Mode power delay power delay
[µW] [ps] [µW] [ps]
6T Single-Vt 78.74 18.73 45.69 18.46
SRAM Dual-Vt 73.4 18.68 39.42 18.48
5T Single-Vt 25.33 18.92 34.52 14.17
SRAM Dual-Vt 21.54 18.72 33.62 14.18
7T Single-Vt 41.93 18.94 38.6 12.95
SRAM Dual-Vt 27.14 18.82 35.47 12.95
3.1. Average Read/Write Power Consumption
Write power consumption of single ended structure [28]–
[37] is less because the bit line capacitance is reduced as
compared to 6T double bit line switching.
Ps = αClV 2ddFcl ,
where Ps is switching power dissipation, α is activity factor,
Cl is load capacitance and Vdd is power supply, Fcl is input
clock frequency.
As shown in Fig. 6, the write power is significantly reduced
with the proposed 5T and 7T SRAM cell as compared to
the 6T SRAM cells. This reduction in the write power is
due to the utilization of a single bit line for writing into
the 5T and 7T SRAM cells in a memory column. For the
6T SRAM cell both bit lines in each memory column are
periodically precharged to Vdd . After the bit line precharge
is completed and once a write decision is made, one of the
precharged bit lines is selectively discharged to Vss (0 V)
to perform a write operation. In a memory array with
6T SRAM cell, therefore, one of the bit lines needs to be
fully charged and discharged during each write cycle, re-
gardless of whether a 0 or a 1 is transferred to the cell.
Alternatively, in case of writing a 1 to a memory column
with the 5T SRAM, 7T SRAM cells, the write bit line
(WBL) does not need to be discharged (maintained at the
precharge voltage Vdd). The bit line dynamic switching
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Fig. 6. Write power consumption.
power consumption is thereby significantly reduced with
the 5T SRAM and 7T SRAM cells. Hence write power
in 5T SRAM cell is reduced by 67% and in 7T SRAM
cell it is reduced by 45% as compared to conventional
6T SRAM cell. As shown in Fig. 1, the write power of
5T SRAM cell is reduced by up to 40% as compared to
7T SRAM cell because RBL remains at Vdd (leakage power
dissipation during write operation) in 7T SRAM cell.
During read operation, 5T SRAM precharges the single bit
line to Vpc = 650 mV, which causes lower Vds (drain to
source voltage) over the word line pass transistor (N3 in
Fig. 4). Thus read power of 5T SRAM cell is reduced by
10% and 24% as compared to 7T SRAM, 6T SRAM cell
respectively (see in Fig. 7).
Fig. 7. Read power consumption.
The comparison results for power consumed during read
and write operation is shown in Fig. 8. The power is higher
for 7T SRAM cell due to higher parasitic capacitance.
Fig. 8. Comparison between dual-Vt 5T SRAM cell and
dual-Vt 7T SRAM cell on the basis of power consumption during
read/write operations.
Due to the higher number of transistor used in 7T SRAM
cell its leakage energy consumption increases. To reduce
the leakage current in 7T SRAM dual-threshold voltage
technology [20]–[27] has been used. High-threshold volt-
age transistors are not used for the access transistor as it
increases the write delay. The threshold voltage for high-Vt
and low-Vt NMOS/PMOS is shown in Table 5.
Table 5
Threshold voltage for low-Vt and high-Vt
NMOS/PMOS transistors
Transistor Low-Vt [V] High-Vt [V]
PMOS –0.2 –0.11
NMOS 0.47 0.76
As CMOS devices will continue to downscale into the deep
nanometer range with improved device performance and
lower power, it will be running into fundamental barriers
of physics. Scaling below 45 nm channel length faces sev-
eral fundamental limiting factors stemming from electron
thermal energy and quantum mechanical tunneling. Hence
in this paper we have designed SRAM at 180 nm and scaled
it down to a limit of 65 nm, to study the variations occurred
in power and delay factors of the memory. We can observe
the effect of technology scaling on power consumption fac-
tor of SRAM memory cell in Figs. 9 and 10.
Thus technology scaling is an interesting way to lower
the power consumption. Indeed, the overall parasitic ca-
pacitances (i.e., gates and interconnects) are decreased,
the available active current per device is higher, and con-
sequently, the same performance can be achieved with
a lower supply voltage. It is evident from Figs. 9 and 10
that with technology scaling, power consumption decreases
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by 80 to 90%, with some increase in write time (see in
Fig. 11) because of the utilization of high-Vt transistors in
write critical path.
Fig. 9. Power reduction with the technology scaling in 5T SRAM
cell.
Fig. 10. Power reduction with the technology scaling in 7T
SRAM cell.
Fig. 11. Increase in write 1 delay as technology is scaled down.
3.2. Read/Write Delay Time
As shown in Fig. 12, 7T SRAM cell is not only robust
but also is faster as compared to the 5T and 6T SRAM
cells during a read operation. The read critical path is
composed of two series transistors (N4 and N5) each sized
twice a minimum sized transistor in 7T SRAM cell (see
in Fig. 5).
Fig. 12. Read and write delay comparison.
Alternatively, with the 5T SRAM cells, the read criti-
cal path are composed of series transistors (N3 and N1)
with the access transistors (N3) sized stronger than driver
transistor (N1) to maintain cell’s read speed as shown
in Fig. 4. The driving capability of the high-Vt transistor
(N1) is lesser than any low-Vt transistor hence read delay
of 5T SRAM increases. The read speed of 7T SRAM cell
is 9% higher than 5T SRAM cell and 29% higher than 6T
SRAM cell due to the lower resistance of the read access
delay path.
The write speed, however, is degraded by 1 to 3% with the
7T and 5T SRAM cells as compared to the 6T SRAM cells
due to the utilization of only a single bit line for writing
into the cells with the proposed technique. This result is
proving the fact that the write operation of single ended
bit line SRAM cell is difficult because of strongly coupled
inverters. Write 1 speed is slow because of NMOS pass
transistor (N3 in Figs. 4 and 5) as it will pass weak 1 to
the storage node (node1 in Figs. 4 and 5), so switching
time of the memory cell get increased, as a result of this
effect write 1 delay of 5T SRAM cell and 7T SRAM cell
increased in comparison to 6T SRAM cell.
4. Conclusions
The 5T SRAM and 7T SRAM have been compared with
respect to 6T SRAM. Read delay of 7T SRAM cell is
9% lesser than 5T SRAM cell because of the lower re-
sistance of the read access delay path. Write delay of 5T
SRAM and 7T SRAM is 1 to 2% higher than conven-
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tional 6T SRAM cell due to single ended bit line archi-
tecture. Read power consumption of 5T SRAM is 10%
lesser than 7T SRAM cell due to advantage of low volt-
age of bit line during read operation. 7T SRAM has 65%
higher write power consumption as compared to 5T SRAM
cell because RBL is at supply voltage during write oper-
ation which causes leakage power consumption. In this
way we observe that 7T SRAM cell has high read speed
with the loss of power. On the other hand 5T SRAM
cell has benefit of low power consumption with the loss of
read speed.
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